
module top();

reg clk;
reg rst;

always @(posedge clk or posedge rst) begin
	if (rst) begin
		// reset
		clk = 1;
	end
end

endmodule